Sr Principal Engineer -SIPI
- Location
- San Jose, United States
- Type
- Full-time
- Seniority
- Senior
- Salary
- $154,000–286,000 / year
- Posted
- 18 Oct 2026
Verified open 5 Nov 2026 · Source: Company job board
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Sr Principal Enginee
This is a unique opportunity to join the HPP IP R&D Group at Cadence Design Systems. We are looking for a Sr Principal SI/PI Engineer who will be a key contributor to our advanced high speed IP products. This is a hands-on technical position.
Main Job Tasks and Responsibilities:
• Work on test chip package design SI/PI optimization and verification.
• Work on evaluation board design optimization for best SI/PI performance.
• Provide extracted and measured channel models for chip designers in the R&D team.
• Help with package and PCB SI/PI design guidelines and customer support on SI/PI related inquiries.
• Review customer package and board designs and simulation results. Help with providing feedback to customers to ensure best possible performance of our IP in their ASIC.
• Work on link performance simulations using S-parameter channel models and IBIS-AMI behavioral models.
• Help with SI/PI related debug of test chips or customer ASICs in the lab.
Position Requirements:
• M.S. or Ph.D. Electrical Engineering (or similar degree)
• 3+ years of experience preferably working with high speed SerDes and PHYs
• Good understanding of high speed SerDes architecture
• Hands on lab experience with instruments like high speed oscilloscopes, TDRs, VNAs, spectrum analyzers, etc.
• Fluent with using 3D and 2.5D extraction tools like Sigrity Clarity/PowerSI or Ansys HFSS/SIwave
• Experience with IBIS-AMI model simulations
• Experience with simulation result to lab measurement correlation
• Good understanding of PCB and FCBGA design rules and requirements
• Strong debugging and problem-solving skills
• Excellent communication and presentation skills to effectively communicate with both customers and internal stake holders
The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Similar jobs in San Jose at other employers
- $289,320–537,360 / year
AI Staff SW Systems Engineer -AI Infra -Distributed Systems,Microservice, AI Infrastructure,Agentic
Extreme Networks NorwayYoung companyNew on Evolc
More jobs at Cadence
Senior Principal Design Engineer-Palladium & Protium Customer Enablement & Solutions
New on EvolcSalary transparent$154,000–286,000 / yearStaff Sales Operations Analyst
New on EvolcSalary transparentSenior Principal Digital Design Engineer - Memory IP
New on EvolcSalary transparent$154,000–286,000 / yearSr. Principal IC Digital Flow AE
New on EvolcSalary transparent$148,400–275,600 / yearLead C++ Software Engineer - Palladium Emulation Platform
New on EvolcSalary transparent$119,000–221,000 / yearCST Intern - Data Center GTM Intern
New on EvolcSalary transparent
