Lead Product Engineer
- Location
- San Jose, United States
- Seniority
- Lead
- Salary
- $119,000–221,000 / year
- Posted
- 21 Oct 2026
Verified open 7 Nov 2026 · Source: Company job board
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
High-performance and Power-Critical CPU and/or GPU Implementation and Methodology Engineer
Responsibilities / Skills
· Full-chip and block-level implementation from RTL to Signoff, including place-and-route, timing closure, physical verification, power analysis, and optimization.
- Strong understanding of physical design fundamentals including floorplanning, placement, clock tree synthesis, routing, timing analysis, signal integrity, IR drop, and electromigration.
- Experience with timing closure methodologies for setup, hold, power, and area optimization.
- Familiarity with low-power implementation techniques including UPF/CPF, power gating, multi-voltage designs, clock gating, and leakage optimization.
- Need to be automation savvy and able to develop scripts, utilities, and methodologies to improve productivity and design quality.
- Prior experience in Python, Tcl, Perl, Shell, or other programming/scripting languages is a plus.
- Exposure to machine learning and AI-assisted optimization techniques is a plus.
- Familiarity with industry-standard implementation and signoff tools
- Understanding of advanced technology nodes (5nm and below) and associated challenges including congestion, variability, power integrity, and manufacturability is desirable.
- Strong debugging and problem-solving skills with the ability to analyze complex design issues and drive them to resolution.
- Good communication skills and ability to work effectively with cross-functional teams including architecture, RTL, verification, methodology, and CAD teams.
- Experience with data analytics, design-space exploration, or AI-driven optimization frameworks for improving PPA and productivity is highly desirable.
- Experience in PPA optimization, design convergence, benchmarking, methodology development, and large-scale CPU/GPU implementation is a plus.
The annual salary range for California is $119,000 to $221,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Similar jobs in San Jose at other employers
- $160,197–208,440 / year
- $216,091–251,760 / year
- $240,000–297,200 / year
- $289,320–537,360 / year
More jobs at Cadence
RTL2GDS IC Design Engineer Architect
New on EvolcSalary transparent$161,000–299,000 / yearLead Digital Verification Engineer
New on EvolcSalary transparent89,600–166,400 CAD / yearDesign Engineering Architect – Systems and Interfaces
New on EvolcSalary transparent$185,500–344,500 / yearIndirect Tax Senior Manager
New on EvolcSalary transparent$150,500–279,500 / yearSr Principal HW Design Engineer-Emulation Acceleration System Platform
New on EvolcSalary transparent$178,500–331,500 / yearSecurity Manager, Global Security
New on EvolcSalary transparent$91,000–169,000 / year
